

MIC-GPU: High-Performance Computing for Medical Imaging on Programmable Graphics Hardware (GPUs)



CUDA API

Klaus Mueller and Sungsoo Ha

Stony Brook University
Computer Science
Stony Brook, NY

Variable Qualifiers



Shared, Device & Constant

- To specify the memory location on the device of a variable
- `__shared__` and `__constant__` are optionally used together with `__device__`

Variable	Memory	Scope	Lifetime
<code>__shared__</code>	Shared	Block	Kernel
<code>__device__</code>	Global	Grid	Application
<code>__constant__</code>	Constant	Grid	Application

```
__constant__ float ConstantArray[16];
__shared__ float SharedArray[16];
__device__ .....
```

Function Qualifiers



Device Global, & Host

- To specify whether a function executes on the host or on the device
- `__global__` must return void

Function	Exe on	Call from
<code>__device__</code>	GPU	GPU
<code>__global__</code>	GPU	CPU
<code>__host__</code>	CPU	CPU

```
__global__ void Func (float* parameter);
```

Execution Configuration



<<< Grids, Blocks>>>

- Kernel function must specify the number of threads for each call (`dim3`)

<<< Grids, Blocks, Shared>>>

- It can specify the number of bytes in shared memory that is dynamically allocated per block (`size_t`)

```
dim3 dimBlock(8, 8, 2);
dim3 dimGrid(10, 10, 1);
KernelFunc<<<dimGrid, dimBlock>>>(...);

KernelFunc<<< 100, 128 >>>(...);
```

Device Side Parameters

Threads get parameters from execution configuration

- Dimensions of the grid in blocks
`dim3 gridDim;`
- Dimensions of the block in threads
`dim3 blockDim;`
- Block index within the grid
`dim3 blockIdx;`
- Thread index within the block
`dim3 threadIdx;`

`blockIdx.x * blockDim.x + threadIdx.x;`
`blockIdx.y * blockDim.y + threadIdx.y;`

Thread Block (2,4) in Grid (2,7,4)							
(0,0)	(1,0)	(2,0)	(3,0)	(4,0)	(5,0)	(6,0)	(7,0)
(0,1)							
(0,2)							
(0,3)							
(0,4)							
(0,5)							
(0,6)							
(0,7)							

`<<<dim3(2,2), dim3(4,4)>>>`

Example: Vector Add (CPU)

```
void vectorAdd(float *A, float *B, float *C, int N) {
    for(int i = 0; i < N; i++)
        C[i] = A[i] + B[i]; }

int main() {
    int N = 4096;
    // allocate and initialize memory
    float *A = (float *) malloc(sizeof(float)*N);
    float *B = (float *) malloc(sizeof(float)*N);
    float *C = (float *) malloc(sizeof(float)*N);
    init(A); init(B);
    vectorAdd(A, B, C, N); // run function
    free(A); free(B); free(C); // free memory
}
```

Anatomy of a Kernel Function Call

Define function as device kernel to be called from the host:

```
__global__ void KernelFunc(...);
```

Configuring thread layout and memory:

```
dim3 DimGrid(100,50); // 5000 thread blocks
dim3 DimBlock(4,8,8); // 256 threads per (3D) block
size_t SharedMemBytes = 64; // 64 bytes of shared memory
```


Launch the kernel (`<<<`, `>>>` are CUDA runtime directives)

```
KernelFunc<<< DimGrid, DimBlock, SharedMemBytes >>>( ... );
```

Example: Vector Add (GPU)

```
__global__ void gpuVecAdd(float *A, float *B, float *C) {
    int tid = blockIdx.x * blockDim.x + threadIdx.x
    C[tid] = A[tid] + B[tid];
}
```

`tid = blockIdx.x * blockDim.x + threadIdx.x`



Memory Management

Memory allocation on the device

- use `cudaMalloc(*mem, size)`
- resulting pointer may be manipulated on the host
- allocated memory cannot be accessed from the host

Data transfer from and to the device

- use `cudaMemcpy(devicePtr, hostPtr, size, HtoD)` for host → device
- use `cudaMemcpy(hostPtr, devicePtr, size, DtoH)` for device → host

Example: Vector Add (GPU)

```
int N = 4096;           // allocate and initialize memory on the CPU
float *A = (float *) malloc(sizeof(float)*N);
float *B = (float *) malloc(sizeof(float)*N);
float *C = (float*) malloc(sizeof(float)*N)
init(A); init(B);

// allocate and initialize memory on the GPU
float *d_A, *d_B, *d_C;
cudaMalloc(&d_A, sizeof(float)*N); cudaMalloc(&d_B, sizeof(float)*N);
cudaMalloc(&d_C, sizeof(float)*N);
cudaMemcpy(d_A, A, sizeof(float)*N, HtoD); cudaMemcpy(d_B, B, sizeof(float)*N, HtoD);

// configure threads
dim3 dimBlock(32,1); dim3 dimGrid(N/32,1);

// run kernel on GPU
gpuVecAdd <<<dimGrid, dimBlock >>> (d_A, d_B, d_C);


// copy result back to CPU
cudaMemcpy(C, d_C, sizeof(float)*N, DtoH);

// free memory on CPU and GPU
cudaFree(d_A); cudaFree(d_B); cudaFree(d_C); free(A); free(B); free(C);
```

Example : Adding Matrix

C++

```
void AddMatrix (int *A, int *B, int *C,
                int w, int d)
{
    for ( int j = 0; j < d; j++)
        for( int i = 0; i < w; i++)
            { int index=j*w+i;
              C[index] = A[index] + B[index];
            }
}
```




- A simple parallel computing kernel
- It rewrites “for” loops as execution parameters
- Block \leftrightarrow multiprocessor ($w*d \leq 1024$)

CUDA

```
AddMatrix<<<1,dim3(w,d,1)>>>(A,B,C);

__global__ void AddMatrix (int *A,int *B,int *C)
{
    int i = threadIdx.x;
    int j = threadIdx.y;
    int id = j*blockDim.x+i;
    C[id]=A[id]+B[id];
}
```



Example : Adding Matrix

```
void * a,*b,*c;
cudaMalloc((void**)&a, w*d*sizeof(int));
cudaMalloc((void**)&b, w*d*sizeof(int));
cudaMalloc((void**)&c, w*d*sizeof(int));
...//load data into a, b;
cudaMemcpy(a, w*d*sizeof(int),cudaMemcpyHostToDevice);
cudaMemcpy(b, w*d*sizeof(int),cudaMemcpyHostToDevice);
dim3 dimBlock(BLOCKSIZE , BLOCKSIZE );
dim3 dimGrid( w/dimBlock.x, d/dimBlock.y );
AddMatrix <<<dimGrid, dimBlock>>> (a,b,c,w );
cudaMemcpy(c, w*d*sizeof(int),cudaMemcpyDeviceToHost);
cudaFree(a); cudaFree(b); cudaFree(c);

__global__ void AddMatrix (int *A, int *B, int *C, int w)
{
    int i = blockIdx.x *blockDim.x + threadIdx.x;
    int j = blockIdx.y *blockDim.y + threadIdx.y;
    int id = j* w + i;
    C[id]=A[id]+B[id];
}
```

Allocate global memory
(read and write)

Launch kernel

Copy result

Free memory

Define kernel

Get threadIdx, blockIdx here

Parallel and Synchronize

Threads execute in asynchronous manner in general

- Threads within one block share memory and can synchronize
 - void __syncthreads();
- Once all threads have reached this point, execution resumes normally
- Used to avoid RAW / WAR / WAW hazards when accessing shared or global memory

CUDA Graphics API

CUDA Graphics API

- Texture (1D 2D 3D)

Texture Memory Advantages

Texture fetch versus global or constant memory read

- Cached, better performance if fetch with locality
- Not subject to the memory coalescing constraint for global and constant memory
- 2D address → (tex2D(tex, x, y))
- Filtering → (nearest neighbor or linear)
- Normalized coordinates → ([0,1] or [w, h])
- Handling boundary address → (clamp or wrap)
- Read only!

Binding textures

1. Declaring texture reference, format and cudaArray

```
texture<Type, Dim, ReadMode> texRef;  
cudaArray* cu_array;  
cudaChannelFormatDesc cudaCreateChannelDesc<T>();
```

2. Memory management

```
cudaMallocArray(), cudaFreeArray(), cudaMemcpyToArray()
```

3. Bind/Unbind texture before/after texture fetching

```
cudaBindTextureToArray(), cudaUnbindTexture()
```

- can also bind texture on pitched linear memory and linear memory

Example: Texture Example

```
texture<unsigned char, 2, cudaReadModeElementType> texr;  
...  
  
cudaChannelFormatDesc chDesc = cudaCreateChannelDesc<unsigned char>();  
cudaArray* cuArray;  
cudaMallocArray(&cuArray, &chDesc, w, h);  
cudaMemcpyToArray( cuArray, 0, 0, input, data_size, cudaMemcpyHostToDevice );  
  
cudaBindTextureToArray(texr, cuArray);  
...  
//launch kernel. Inside kernel, use tex2d(texr, idxX, idxY );  
...//read result from device  
cudaUnbindTexture(texr );  
cudaFreeArray( cuArray );  
cudaFree( data );
```

Bind texture before reference
Unbind texture after reference
Free cudaArray and memory

Thread-Level Optimization

Thread-Level Optimization

- ❑ Instruction Optimization
- ❑ Branching Overhead

Instruction Optimization

Compiling with “-usefastmath”

Single or double precision

Unrolling loops

- Overhead by loop/branching is relatively high

```
for(int k = -KERNEL_RADIUS; k <= KERNEL_RADIUS; k++)  
    sum += data[sharMemPos + k] * d_Kernel[KERNEL_RADIUS - k];
```

- Results in 2-fold performance increase

```
sum = data[sharMemPos - 1] * d_Kernel[2]  
+ data[sharMemPos + 0] * d_Kernel[1]  
+ data[sharMemPos + 1] * d_Kernel[0];
```

Loop Overheads

Operation of original loop

```
for (int k = 0; k < BLOCK_SIZE; ++k)  
    Pvalue += Ms[ty][k] * Ns[k][tx];
```

- 2 floating point arithmetic instructions
- 1 branch instruction
- 2 address arithmetic instructions
- 1 loop counter increment
- 1/3 instructions are calculation instructions
- limits performance to 1/3 of peak performance

Loop unrolling

- eliminates overhead
- in addition, array indexing can now be done using offsets

```
Pvalue += Ms[ty][k] * Ns[k][tx] + ...  
Ms[ty][k+15] * Ns[k+15][tx];
```

Loop Unrolling

Compiler automatically unrolls small loops

Can use #pragma directive to enforce unrolling

```
#pragma unroll 5
for (int i = 0 ; i<10; i++)
• first 5 iterations will be unrolled
• #pragma unroll 1 prevents compiler from unrolling
• # pragma unroll completely unrolls loop
```

Branching

If, Switch, Do, While statements

Can lead to diverging threads within a warp

- Threads executing different branches
- Will serialize the execution paths (disturbs parallelism)
- Rejoin when all diverging paths have been executed

Remedies

- Group warps into similar execution flows beforehand
- Unroll loops
- Remove branches algorithmically

Conclusions

❑ CUDA Introduction

Threads cooperate using shared memory

❑ CUDA Programming API

Launch parallel kernels

❑ CUDA Graphics API

Visualize the result

To come

❑ CUDA Performance Optimization