CSE 590: Special Topics Course (Supercomputing)

Department of Computer Science SUNY Stony Brook Spring 2012

"To put it quite bluntly: as long as there were no machines, programming was no problem at all; when we had a few weak computers, programming became a mild problem, and now we have gigantic computers, programming has become an equally gigantic problem."

— Edsger Dijkstra, The Humble Programmer, CACM

Course Information

- Lecture Time: TuTh 5:20 pm 6:40 pm
- Location: Earth & Space 069, West Campus
- Instructor: Rezaul A. Chowdhury
- Office Hours: TuTh 12:00 pm 1:30 pm, 1421 Computer Science
- Email: rezaul@cs.stonybrook.edu
- TA: No idea!
- TA Office Hours: Same as above
- TA Email: Same as above
- Class Webpage:

http://www.cs.sunysb.edu/~rezaul/CSE590-S12.html

Prerequisites

- Required: Background in algorithms analysis
 (e.g., CSE 373 or CSE 548)
- Required: Background in programming languages (C / C++)
- Helpful but Not Required: Background in computer architecture

- Please Note: This is not a course on
 - Programming languages
 - Computer architecture
- Main Emphasis: Parallel algorithms (for supercomputing)

Course Organization

- First Part: 11 Lectures
 - Introduction (2)
 - Shared-memory parallelism & Cilk (2)
 - Distributed-memory parallelism & MPI (2)
 - GPGPU computation & CUDA (2)
 - MapReduce & Hadoop (2)
 - Cloud computing (1)
- Second Part:
 - Paper presentations
 - Group projects

Grading Policy

- Programming assignments (best 3 of 4): 15%
- Paper presentation (one): 25%
- Report on a paper presented by another student (one): 10%
- Group project (one): 40%
 - Proposal (in-class): Feb 28
 - Progress report (in-class): April 10
 - Final presentation (in-class): May 8 15
- Class participation & attendance: 10%

Programming Environment

This course is supported by educational grants from

- Extreme Science and Engineering Discovery Environment(XSEDE): https://www.xsede.org
- Amazon Web Services (AWS): http://aws.amazon.com

We will use XSEDE for homeworks/projects involving

- Shared-memory parallelism
- Distributed-memory parallelism

And AWS for those involving

- GPGPUs
- MapReduce

Programming Environment

On XSEDE we have access to

- Ranger: ≈ 4,000 compute nodes with 16 cores/node
- Lonestar 4: ≈ 2,000 compute nodes with 12 cores/node

World's Most Powerful Supercomputers in June, 2008 (www.top500.org)

Rank	Site	Computer/Year Vendor	Cores	R _{max}	R _{peak}	Power
1	DOE/NNSA/LANL United States	Roadrunner - BladeCenter QS22/LS21 Cluster, PowerXCell 8i 3.2 Ghz / Opteron DC 1.8 GHz , Voltaire Infiniband / 2008 IBM	122400	1026.00	1375.78	2345.50
2	DOE/NNSA/LLNL United States	BlueGene/L - eServer Blue Gene Solution / 2007 IBM	212992	478.20	596.38	2329.60
3	Argonne National Laboratory United States	Blue Gene/P Solution / 2007 IBM	163840	450.30	557.06	1260.00
4	Texas Advanced Computing Center/Univ. of Texas United States	Ranger - SunBlade x6420, Opteron Quad 2Ghz, Infiniband / 2008 Sun Microsystems	62976	326.00	503.81	2000.00

Recommended Texts

No required textbook.

Some useful ones are as follows

- A. Grama, G. Karypis, V. Kumar, and A. Gupta. *Introduction to Parallel Computing* (2nd Edition), Addison Wesley, 2003.
- M. Herlihy and N. Shavit. *The Art of Multiprocessor Programming* (1st Edition), Morgan Kaufmann, 2008.
- P. Pacheco. *Parallel Programming with MPI* (1st Edition), Morgan Kaufmann, 1996.
- D. and W. Hwu. *Programming Massively Parallel Processors: A Hands-on Approach* (1st Edition), Morgan Kaufmann, 2010.
- J. Lin and C. Dyer. *Data-Intensive Text Processing with MapReduce*,
 Morgan and Claypool Publishers, 2010.
- T. White. *Hadoop: The Definitive Guide* (2nd Edition), Yahoo Press, 2010.
- T. Velte, A. Velte, and R. Elsenpeter. *Cloud Computing, A Practical Approach* (1st Edition), McGraw-Hill Osborne Media, 2009.


Supercomputing & Superc

Top 10 Supercomputing Sites in Nov. 2011

Rank	Site	Computer/Year Vendor	Cores	R _{max}	R_{peak}	Power
1	RIKEN Advanced Institute for Computational Science (AICS) Japan	K computer, SPARC64 VIIIfx 2.0GHz, Tofu interconnect / 2011 Fujitsu	705024	10510.00	11280.38	12659.9
2	National Supercomputing Center in Tianjin China	NUDT YH MPP, Xeon X5670 6C 2.93 GHz NVIDIA 2050 / 2010 NUDT	186368	2566.00	4701.00	4040.0
3	DOE/SC/Oak Ridge National Laboratory United States	Cray XT5-HE Opteron 6-core 2.6 GHz/ 2009 Cray Inc.	224162	1759.00	2331.00	6950.0
4	National Supercomputing Centre in Shenzhen (NSCS) China	Dawning TC3600 Blade System, Xeon X5650 6C 2.66GHz, Infiniband QDR, NVIDIA 2050 / 2010 Dawning	120640	1271.00	2984.30	2580.0
5	GSIC Center, Tokyo Institute of Technology Japan	HP ProLiant SL 390s G7 Xeon 6C X5670 Nvidia GPU, Linux/Windows I 2010 NEC/HP	73278	1192.00	2287.63	1398.6
6	DOE/NNSA/LANL/SNL United States	Cray XE6, Opteron 6136 8C 2.40GHz, Custom / 2011 Cray Inc.	142272	1110.00	1365.81	3980.0
7	NASA/Ames Research Center/NAS United States	SGI Altix ICE 8200EX/8400EX, Xeon HT QC 3.0/Xeon 5570/5670 2.93 Ghz, Infiniband / 2011 SGI	111104	1088.00	1315.33	4102.0
8	DOE/SC/LBNL/NERSC United States	Cray XE6, Opteron 6172 12C 2.10GHz, Custom / 2010 Cray Inc.	153408	1054.00	1288.63	2910.0
9	Commissariat a l'Energie Atomique (CEA) France	Bull bullx super-node \$6010/\$6030 / 2010 Bull	138368	1050.00	1254.55	4590.0
10	DOE/NNSA/LANL United States	BladeCenter QS22/LS21 Cluster, PowerXCell 8i 3.2 Ghz / Opteron DC 1.8 GHz, Voltaire Infiniband / 2009 IBM	122400	1042.00	1375.78	2345.0

Source: www.top500.org


<u>Top 500 Supercomputing Sites</u> (<u>Cores / System</u>)




Source: www.top500.org

Why Parallelism?

Moore's Law



Unicore Performance



Source: Chung-Ta King, Department of Computer Science, National Tsing Hua University

Unicore Performance Has Hit a Wall!

Some Reasons


- Lack of additional ILP (Instruction Level Hidden Parallelism)
- High power density
- Manufacturing issues
- Physical limits
- Memory speed

<u>Unicore Performance: No Additional ILP</u>

Exhausted all ideas to exploit hidden parallelism?


- Multiple simultaneous instructions
- Dynamic instruction scheduling
- Branch prediction
- Out-of-order instructions
- Speculative execution
- Pipelining
- Non-blocking caches, etc.

- − Dynamic power, $P_d \propto V^2 f C$
 - V = supply voltage
 - f = clock frequency
 - C = capacitance
- But V ∝ f
- Thus $P_d \propto f^3$




Source: Patrick Gelsinger, Intel Developer Forum, Spring 2004 (Simon Floyd)


- Changing f by 20% changes performance by 13%
- So what happens if we overclock by 20%?
- And underclock by 20%?



- Changing f by 20% changes performance by 13%
- So what happens if we overclock by 20%?
- And underclock by 20%?



- Changing f by 20% changes performance by 13%
- So what happens if we overclock by 20%?
- And underclock by 20%?




Unicore Performance: Manufacturing Issues

- Frequency, $f \propto 1/s$
 - s = feature size (transistor dimension)
- Transistors / unit area $\propto 1/s^2$
- − Typically, die size $\propto 1/s$
- So, what happens if feature size goes down by a factor of x?
 - Raw computing power goes up by a factor of x^4 !
 - Typically most programs run faster by a factor of x^3 without any change!

Unicore Performance: Manufacturing Issues

As feature size decreases

- Manufacturing cost goes up
 - Cost of a semiconductor fabrication plant doubles every 4 years (Rock's Law)
- Yield (% of usable chips produced) drops



Source: Kathy Yelick and Jim Demmel, UC Berkeley

Unicore Performance: Physical Limits

Execute the following loop on a serial machine in 1 second:


for
$$(i = 0; i < 10^{12}; ++i)$$

 $z[i] = x[i] + y[i];$

- We will have to access 3×10^{12} data items in one second
- Speed of light is, $c \approx 3 \times 10^8$ m/s
- So each data item must be within c / $3 \times 10^{12} \approx 0.1$ mm from the CPU on the average
- All data must be put inside a 0.2 mm × 0.2 mm square
- Each data item (≥ 8 bytes) can occupy only 1 Ų space!
 (size of a small atom!)


Source: Kathy Yelick and Jim Demmel, UC Berkeley

Unicore Performance: Memory Wall




Source: Rick Hetherington, Chief Technology Officer, Microelectronics, Sun Microsystems

Moore's Law Reinterpreted




Source: Report of the 2011 Workshop on Exascale Programming Challenges

Cores / Processor (General Purpose)



No Free Lunch for Traditional Software



Source: Simon Floyd, Workstation Performance: Tomorrow's Possibilities (Viewpoint Column)

Insatiable Demand for Performance



Source: Patrick Gelsinger, Intel Developer Forum, 2008


Numerical Weather Prediction

<u>Problem</u>: (temperature, pressure, ..., humidity, wind velocity) ← f(longitude, latitude, height, time)

Approach (very coarse resolution):

- Consider only modeling fluid flow in the atmosphere
- Divide the entire global atmosphere into cubic cells of size 1 mile × 1 mile × 1 mile each to a height of 10 miles
 ≈ 2 × 10⁹ cells
- Simulate 7 days in 1 minute intervals
 ≈ 10⁴ time-steps to simulate
- 200 floating point operations (flop) / cell / time-step
 ≈ 4 × 10¹⁵ floating point operations in total
- To predict in 1 hour ≈ 1 Tflop/s (Tera flop / sec)

<u>Insatiable Demand for Performance</u>




Source: Patrick Gelsinger, Intel Developer Forum, 2008

Some Useful Classifications of Parallel Computers

<u>Parallel Computer Memory Architecture</u> (<u>Shared Memory</u>)

- All processors access all memory as global address space
- Changes in memory by one processor are visible to all others
- Tow types:
 - Uniform Memory Access(UMA)
 - Non-Uniform MemoryAccess (NUMA)



NUMA

Source: Blaise Barney, LLNL


<u>Parallel Computer Memory Architecture</u> <u>(Shared Memory)</u>

Advantages

- User-friendly programming perspective to memory
- Fast data sharing

Disadvantages


- Difficult and expensive to scale
- Correct data access is user responsibility



Source: Blaise Barney, LLNL

<u>Parallel Computer Memory Architecture</u> (<u>Distributed Memory</u>)

- Each processor has its own local memory no global address space
- Changes in local memory by one processor have no effect on memory of other processors




Source: Blaise Barney, LLNL

Communication network to connect inter-processor memory

<u>Parallel Computer Memory Architecture</u> (<u>Distributed Memory</u>)

Advantages

- Easily scalable
- No cache-coherency needed among processors
- Cost-effective




Source: Blaise Barney, LLNL

Disadvantages

- Communication is user responsibility
- Non-uniform memory access
- May be difficult to map shared-memory data structures to this type of memory organization

<u>Parallel Computer Memory Architecture</u> (<u>Hybrid Distributed-Shared Memory</u>)

- The share-memory component can be a cache-coherent SMP or a Graphics Processing Unit (GPU)
- The distributed-memory component is the networking of multiple SMP/GPU machines
- Most common architecture
 for the largest and fastest
 computers in the world today



Source: Blaise Barney, LLNL


Flynn's classical taxonomy (1966):

Classification of multi-processor computer architectures along two independent dimensions of *instruction* and *data*.


	Single Data (SD)	Multiple Data (MD)
Single Instruction (SI)	SISD	SIMD
Multiple Instruction (MI)	MISD	MIMD

SISD

- A serial (non-parallel) computer
- The oldest and the most common type of computers
- Example: Uniprocessor unicore machines



Source: Blaise Barney, LLNL




SIMD

- A type of parallel computer
- All PU's run the same instruction at any given clock cycle
- Each PU can act on a different data item
- Synchronous (lockstep) execution
- Two types: processor arrays and vector pipelines
- Example: GPUs (Graphics Processing Units)


MISD

- A type of parallel computer
- Very few ever existed



MIMD

- A type of parallel computer
- Synchronous /asynchronous execution
- Examples: most modern supercomputers, parallel computing clusters, multicore PCs



Source: Blaise Barney, LLNL

Parallel Algorithms Warm-up

"The way the processor industry is going, is to add more and more cores, but nobody knows how to program those things. I mean, two, yeah; four, not really; eight, forget it."

— Steve Jobs, NY Times interview, June 10 2008

Parallel Algorithms Warm-up (1)

Consider the following loop:

for
$$i = 1$$
 to n do
$$C[i] \leftarrow A[i] \times B[i]$$

- Suppose you have an infinite number of processors/cores
- Ignore all overheads due to scheduling, memory accesses, communication, etc.
- Suppose each operation takes a constant amount of time
- How long will this loop take to complete execution?

Parallel Algorithms Warm-up (2)

Now consider the following loop:

$$c \leftarrow 0$$

for $i = 1$ to n do
 $c \leftarrow c + A[i] \times B[i]$

— How long will this loop take to complete execution?

```
-O(\log n) time
```

Parallel Algorithms Warm-up (3)

Now consider quicksort:

```
QSort(A)
if |A| \le 1 \ return \ A
else \ p \leftarrow A[\ rand(\ |A|\ )]
return \ QSort(\{x \in A: x < p\})
\#\{p\}\#
QSort(\{x \in A: x > p\})
```

— Assuming that A is split in the middle everytime, and the two recursive calls can be made in parallel, how long will this algorithm take?

```
-O(\log^2 n) time
```